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Abstract The aim of this project is to develop reliable modeling and
This paper descrs te rsimulation solutions for SiP design and verification through
Thrisd papern dsietheM presearchacotivityethat iD bei measurement analysis, thus validating the simulation results
carrhed Euroutnthale.MOCheaimoftheproject, ive .eefor and making available characterization measurement platforms.
reliatbe Eopealingscale. Theulatimnsofuthrojs tor develop At the end of the project it is expected that the flows forreliable modelling and simulation solutions for SIP signacutesmlio mdlswlbe vial,
verification. extracting accurate simulation models will be available,together with a performing integrated EDA platform and a
Introduction viable signal integrity measurement methodology. The final
In the last years, the complexity, speed, and packaging targets of project include:
density of electronic systems have grown so fast that they - a demonstration of the innovative IC simulation models
created a completely new design scenario. In order to developed and their related extraction flows by both
illustrate these issues, it is useful to consider the evolution of simulation and measurement
portable devices as an example. These consumer goods are - the development of an innovative 3D EM field solver;
integrating an increasing number of sophisticate and
- the development of a performing SiP design and
heterogeneous functions, such as GPS, video cameras and verification EDA latform;
MP3. This evolution is driving the development of new 3D denstration of tform;
packaes hldingand onnecing he susystms fo the - a demonstration of the developed signal integritypackages holding an connecting t subsystems r
mesrentchiu.digital and radiofrequency parts, new miniaturized ultra measurement techniques.
wideband interconnect and very large capacity memory The current modeling solutions and EDA tools used for
modules. This application is evolving toward a System-in- SiP design and verification have been derived from the board
Package (SiP) or a System-on-Package (SoP) configuration applications, as natural evolution due to the fact that a SiP is a
(See Fig.1) and is causing a revolution in the capabilities of sort of small board. Nevertheless, some technological
electronic systems, as well as in the design needs, differences, like SiP's 3D structures (wire bonds, solder balls,
The key features of this revolution are the increase of die bumps) and non-ideal reference planes, make useless or
system complexity, the development of new dense 3D not accurate the classical IC buffers models and 2D
packaging structures and the increase of signalling rates, interconnection models valid for board design and
Complexity means that designers have to take a system verification. As a result, the MOCHA research activity
simulation approach, in order to assure that the individual addresses the technical challenges covering all the issues from
subsystems work properly and interact with each other as simulation models development (for IC buffers and power
expected. Dense 3D packaging structures imply a package supply networks and for 3D physical structures) to SiP power
centric design approach. Till recently, package structures were and signal integrity verification methodologies by both
simply providing the link between the integrated circuit (IC) simulation and measurement approaches.
and board domains, where designs were carried out Description of the Work
independently. In the new scenario, the package strictly The MOCHA project work plan is organized into four
relates chips and boards, influencing the overall system major work packages (WP), which logically define the
operation. Faster signalling creates a bundle of new modelling different fields that have to be addressed in order to achieve
problems, because it introduces new devices and increases the the expected technical goals. The WP sequence has been
impact of parasitic effects on existing components. defined in such a way that the different activities are initially
Within this scenario it is strategic to analyze and detect developed separately, interact with each other where needed,
potential signal and power integrity failures before the and are later merged together for the implementation of
prototype phase. The key to success is a set of integrated EDA reliable simulation and measurement design verification
tools and modelling flows that combine the availability of platforms. A brief description of the work packages follows:
accurate models with fast and reliable time-domain and - IC power integrity model: Main objective is the
system-level verification simulation methodologies. identification of a suitable measurement methodology
Current EDA tools hardly address these issues, as there is a for modelling IC power supply distribution networks,
large gap between the IC tools and the layout tools for overcoming the current limit of EDA tools to extract a
packages and boards. reliable wide-frequency-range model. To this aim,
both electromagnetic (EM) simulations and
978-1-4244-2318-7/08/$25.00 ©2008 IEEE SPI 2008
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Fig. 1. The left panel shows a cellphone with the most relevant blocks as the ICs placed on the board. The right panel shows an
example of the System-in-Package integration that allows the inclusion of four devices within the same package.
